IHMVCU Launches In-House Buy Now, Pay Later for More Member Flexibility
Members can now split purchases over time using their IHMVCU debit card and checking account
MOLINE, Ill., June 23, 2025 /PRNewswire/ -- IH Mississippi Valley Credit Union (IHMVCU), headquartered in Moline, IL, and serving more than 143,000 members with over $2.1 billion in assets, has introduced a Buy Now, Pay Later (BNPL) option to its digital banking lineup. This new feature enhances IHMVCU's commitment to financial flexibility by providing members with even more convenient and accessible tools within their digital banking experience.
To power its BNPL solution, IHMVCU has partnered with equipifi, a leading platform built specifically for financial institutions. Through this integration, members can easily view and accept personalized, pre-qualified BNPL offers directly within their digital banking experience, with funds deposited into their checking account within minutes. The program is designed to support members throughout their entire shopping journey – offering a pre-purchase option for accessing additional funds in advance, as well as a post-purchase feature that transforms eligible debit card transactions into manageable installment payments.
"IHMVCU is dedicated to providing our members with convenient financial solutions tailored to their unique paths toward financial success," said Brian Laufenberg, President and CEO of IHMVCU. "By launching an in-house BNPL with equipifi, we're empowering our members with flexible, secure, and convenient options, giving them greater confidence and peace of mind as they manage their everyday finances."
"BNPL is a powerful tool when provided by credit unions because it creates financial flexibility and opportunities for their entire membership in a way that is safe and tailored for individual members," said Bryce Deeney, co-founder and CEO of equipifi. "By launching the solution in their digital banking experience, credit unions like IHMVCU are positioning themselves to better serve their members, from everyday budgeting decisions to unexpected expenses."
More than sixty credit unions have introduced their own Buy Now, Pay Later (BNPL) offerings to members. According to equipifi data, over 81% of users continue to utilize BNPL into their second year, with overall usage rising by 38%. In the U.S., BNPL adoption is expected to grow at a compound annual rate of 25.5% between 2022 and 2026.
About IHMVCUIHMVCU Credit Union is over 143,000 members strong and has over $2B in assets. Our continued growth is a direct result of the trust our members place in us and the advantages we provide to them. For more information, visit www.IHMVCU.org.
About Equipifiequipifi is the leading Buy Now, Pay Later (BNPL) platform for financial institutions in the United States. This is a white label solution designed to align with consumer purchase habits, payment preferences, and financial goals. The Equipifi platform seamlessly integrates with leading banking cores and digital banking platforms to deepen customer engagement, grow market share, increase revenue, and provide a single place to view, accept, and manage BNPL plans on their existing banking app. For more information, please visit http://www.equipifi.com/.
View original content to download multimedia:https://www.prnewswire.com/news-releases/ihmvcu-launches-in-house-buy-now-pay-later-for-more-member-flexibility-302487432.html
SOURCE equipifi
Hashtags
Try Our AI Features
Explore what Daily8 AI can do for you:
Comments
No comments yet...
Related Articles
Yahoo
32 minutes ago
- Yahoo
Morning Bid: Trump touts 'forever' ceasefire, oil slides
A look at the day ahead in European and global markets from Stella Qiu U.S. President Donald Trump surprised markets by announcing late on Monday that Israel and Iran had agreed to a complete ceasefire, potentially ending a 12-day conflict. In his own words, the ceasefire would last "forever". Investors are surely hoping it is real and will hold. It was only days ago that the U.S. launched strikes on Iran that risked drawing it into another costly foreign war. Oil prices duly slumped almost 3% on Tuesday, on top of an almost 9% tumble overnight as the immediate threat to the vital Strait of Hormuz shipping lane appeared to have lessened. U.S. crude futures are back at $66.80 per barrel, about the lowest since June 11 before Israel's attacks on Iran began. That is a relief for global inflation, which will make central bank efforts to tame inflation a little easier. But the situation is still very fluid. Missiles were still being launched from Iran towards Israel. Israeli media said a building had been struck and three people were killed in the missile strike on Beersheba. An Iranian official earlier confirmed that Tehran had agreed to a ceasefire, but the country's foreign minister said there would be no cessation of hostilities unless Israel stopped its attacks. Risk assets rallied nonetheless - S&P 500 futures rose 0.5% and Nasdaq futures were 0.7% higher. European stock markets are bracing for a strong rebound, with EUROSTOXX 50 futures up 1.2%. The MSCI's broadest index of Asia-Pacific shares outside Japan gained 2.1% while Japan's Nikkei rallied 1.1%. South Korean shares hit their highest since September 2021. The beleaguered dollar, which had found some safe-haven bids from the Middle East conflict, was on the back foot again and fell 0.5% to 145.45 yen, having come off a six-week top of 148 yen overnight. [FRX/] With the Israel-Iran conflict potentially easing, investor focus shifts to Federal Reserve Chair Jerome Powell's upcoming appearance before Congress. The Fed has not made a move on interest rates this year due to the inflationary impact of Trump's tariffs. But some Fed officials are breaking ranks with Powell, whose hawkish view on rates has drawn Trump's ire. Fed's Michelle Bowman said overnight that she was open to cutting rates in July, while Governor Christopher Waller said he would also consider a rate cut next month. More Fed officials will be speaking tonight, with New York Fed President John Williams giving keynote remarks in New York and Cleveland Fed President Beth Hammack due to speak on monetary policy in London. In Europe, central bankers are busy too. Bank of England Governor Andrew Bailey will make public appearances in London and a few ECB officials will be giving speeches. Key developments that could influence markets on Tuesday: -- Fed Chair Jerome Powell appears before Congress, along with public appearances by other Fed officials including New York Fed President John Williams, Cleveland Fed President Beth Hammack and Boston Fed President Susan Collins. -- NATO annual summit begins in the Hague -- Bank of England Governor Andrew Bailey and chief economist Huw Pill appear at a conference on Britain's return to the gold standard in 1925. -- Germany IFO business survey -- U.S. Conference Board consumer confidence -- Canadian CPI for May Sign in to access your portfolio
Yahoo
33 minutes ago
- Yahoo
Intel details 18A process technology — takes on TSMC 2nm with 30% density gain and 25% faster generational performance
When you buy through links on our articles, Future and its syndication partners may earn a commission. Intel has published a paper about its 18A (1.8nm-class) fabrication process at the VLSI 2025 symposium, consolidating all its information about the manufacturing technology into a single document. The new 18A production node is expected to deliver significant improvements in power, performance, and area over its predecessor, increasing density by 30% while enhancing performance by 25% or reducing power consumption by 36%.But, perhaps more importantly, 18A will be Intel's first process technology in years that will compete head-to-head with TSMC's leading-edge technology when both enter mass production in the second half of this year. Intel's 18A process node is designed for a wide range of range of products across both client and datacenter applications, and the first Intel's product to use it will be the Panther Lake CPU, which is due to be formally announced later this year. To address different applications, Intel 18A has two libraries: high-performance (HP) with 180nm cell height (180CH) and high-density (HD) with 160nm cell height (160CH) for lower-power applications. Intel 3 vs Intel 4 18A vs Intel 3 Power ? 36% (at 1.1V) - 38% (at 0.75V) Performance 18% (?) 18% (at 0.75V) - 25% (1.1V) Density - 1.3X SRAM Cell Size 0.024 µm² 0.021 µm² Transistor FinFET RibbonFET GAA Power Delivery Front-side PowerVia BSPDN HVM mid-2024 H2 2025 Intel says that compared to Intel 3, its 18A fabrication technology boosts performance by 25%. It manages to achieve this without increasing voltage or circuit complexity when running a typical Arm core sub-block, implemented using a 180CH HD library at 1.1. When operating at the same clocks and 1.1V voltage, it also cuts power usage by 36% compared to the same design on Intel 3. At a reduced voltage of 0.75V, 18A offers an 18% speed increase and uses 38% less energy. Furthermore, designs fabricated on 18A occupy roughly 28% less area than those built with Intel 3. There is a major catch about comparison of voltages between Intel 3 and 18A. The former supports <0.6V, 0.75V, 1.1V, and 1.3V, which makes it particularly suitable for data center devices. This type of workload needs to burst to high clocks, across dozens of cores when demanding peak performance. Then, it'll need to throttle down to a low-power state to save power. To contrast, 18A seems to support 0.4V, 0.75V, and 1.1V, which very good for client PCs and data center CPUs, but may not be ideal for processors that need maximum clock speeds. However, other advantages of Intel's 18A will likely offset the lack of 1.3V support for the vast majority of applications (more on this later). As for SRAM, Intel's 18A process includes a high-density SRAM bit cell measuring 0.021 µm², translating to an SRAM density of roughly 31.8 Mb/mm². This is a major improvement over the 0.024 µm² bit cell used in Intel 4. This puts Intel 18A on par with TSMC's N5 and N3E nodes in terms of SRAM density. However, TSMC's upcoming N2 process goes further, reducing the bit cell to approximately 0.0175 µm² and achieving a higher density of around 38 Mb/mm². Tom's Hardware Intel 7 Intel 4 Intel 3 Intel 18A Contacted Poly Pitch 54nm/60nm 50 nm 50 nm 50 nm Fin Pitch 34 nm 30 nm 30 nm ? M0 Pitch 40 nm 30 nm 30 nm 32 nm High Performance Library Height 408 nm 240 nm 240 nm 180 nm High Density Library Height - - 210 nm 160 nm HP Library Height x CPP 24.4K nm² 12K nm² 12K nm² 9K nm² HD Library Height x CPP - - 10.5K nm² 8K nm² Intel's 18A relies on the company's 2nd generation RibbonFET gate-all-around (GAA) transistors, and a PowerVia backside power delivery network (BSPDN). We investigate exactly how Intel managed to implement GAA transistors and BSPSN below. In GAA transistors, the gate completely wraps around the channel, offering superior electrostatic control compared to FinFETs, which only wrap around on three sides. Such an architecture enables engineers to finely tune device characteristics for either high performance or low power consumption by adjusting the total effective channel width (Weff). This is typically achieved by varying the width and number of stacked nanosheets. More sheets, alongside wider sheets, can increase drive current and performance at the cost of power, while fewer or narrower sheets reduce both performance and power consumption. Intel's 18A RibbonFET transistors feature four nanoribbons and support eight distinct logic threshold voltages (VTs) — four for NMOS, and four for PMOS — spanning a 180mV range. This level of VT granularity is achieved through dipole-based work-function tuning, a method that allows precise control of transistor behavior without altering its physical dimensions. This approach is especially important, given the tight spatial constraints in GAA transistor structures, such as RibbonFETs, where traditional methods, like doping adjustments, are limited. An Intel graph from the paper shows that despite this wide VT range, the transistors exhibit strong electrical characteristics, including steep subthreshold slopes and well-behaved drive currents across both Id–Vg and Id–Vd curves. These results confirm that Intel has successfully maintained device performance and control across the entire VT spectrum, which enables flexible circuit design choices that balance frequency, power, and leakage within the same process. Intel's PowerVia backside power delivery network (BSPDN) relocates power delivery from the top metal layers to the rear side of the chip, creating a physical separation between power and signal wiring. This technique addresses issues like rising resistance in the vertical connections of in the back-end-of-line (BEOL) layers, which in turn enhances transistor efficiency and reduces power usage. Additionally, it prevents signal degradation caused by power interference and allows for tighter packing of logic elements, increasing overall circuit density. Intel's PowerVia delivers power to transistor contacts, which is a slightly less sophisticated approach compared to TSMC's Super Power Rail (coming in 2H 2026 along with A16), which connects directly to each transistor's source and drain. In addition to BSPDN, Intel also implemented its new high-density metal-insulator-metal (MIM) capacitor to enhance power supply stability. Intel has now disclosed the key benefits of its backside power routing. First up, PowerVia increases transistor density by 8% to 10%, which is quite a sizeable part of 18A's overall 1.3X transistor density increase over Intel 3. Secondly, the front-side metal layers in its 18A process achieve approximately 12% better resistance-capacitance (RC) performance and show a 24% to 49% decrease in via resistance compared to Intel 3, thanks to improved metallization techniques and the use of ultra-low-k dielectrics. Thirdly, 18A's PowerVia reduces voltage droop compared to Intel 3 (the worst-case scenario for Intel 3) by up to 10 times. Lastly, BSPDN simplifies chip design as it simplifies the routing of signal and power wires. Since PowerVia is the industry's first backside power delivery network (BSPDN) used in mass production, Intel also presented reliability test results. These demonstrate its long-term durability and chip-package interaction (CPI) performance. According to JEDEC-standard TQV tests, PowerVia passed multiple stress conditions with zero failures, including highly accelerated stress testing at 110°C and 85% humidity for 275 hours, extended high-temperature bake tests up to 1000 hours at 165°C, and 750 cycles of temperature swings from –55°C to 125°C. These results confirm that PowerVia can withstand harsh operating environments, without compromising structural or electrical integrity. In addition to CPI reliability, Intel evaluated the impact of PowerVia on SRAM aging and performance stability. Under conditions equivalent to 1000 hours of high-temperature operation, SRAM arrays maintained stable minimum operating voltage (Vmin) with margin, showing no signs of degradation. This suggests that PowerVia does not negatively affect sensitive on-chip memory and is robust enough to support both digital logic and embedded SRAM under extended stress. Together, these findings are meant to affirm PowerVia's readiness for deployment in high-performance, long-lifecycle computing platforms. In addition to improving performance, reducing power consumption, and enabling higher transistor density, Intel's 18A simplifies production flows and simplifies chip design. By moving power delivery to the backside, Intel eliminates the need for a front-side power grid, which, combined with direct EUV patterning, lowers the total number of masks and simplifies the front-end metal process. By using low-n absorber reticles with tailored dimensional adjustments, Intel also enabled single-pass EUV patterning for the M0–M2 metal layers. This simplification of the lower metal layers reduces process complexity and helps offset the cost of adding extra backside metal layers, which are based on mature, low-cost fabrication techniques. As a result, the overall design process becomes easier and cheaper. In addition, the backside metal layers of 18A's PowerVia are designed for low resistance and high thermal conductivity, which helps manage the increased power density from the GAA transistors. Also, carrier wafer bonding is optimized for heat removal through the backside, addressing the thermal challenges introduced by high-performance transistors. Finally, PowerVia is compatible with advanced packaging methods like Foveros and EMIB, though we already know this from the fact that Panther Lake uses 18A tiles as well as Foveros 3D. Intel's comprehensive technical overview of its 18A process node has highlighted the architecture, performance, and manufacturability improvements that position it as a competitor to TSMC's upcoming N2. The 18A process introduces Intel's second-generation RibbonFET (GAA) transistors and the industry's first mass-production-ready backside power delivery network, PowerVia. Together, these innovations enable up to 25% higher performance or 36% lower power consumption compared to Intel 3, while also increasing transistor density by about 30%. Intel's PowerVia contributes an 8–10% density gain, 12% RC improvement in metal layers, and up to 10 times lower voltage droop. The new node has also passed stringent JEDEC reliability tests, including 1000-hour high-temperature aging and extensive thermal cycling to verify that it can be used for designs meant to work for a long time. Additionally, Intel further streamlined front-end patterning using single-pass EUV at M0–M2, thereby reducing mask counts and simplifying the design. However, whether or not 18A can help Intel restore some of the lustre to its brand remains to be seen, as the company continues to wade its way through rocky waters. Follow Tom's Hardware on Google News to get our up-to-date news, analysis, and reviews in your feeds. Make sure to click the Follow button.
Yahoo
33 minutes ago
- Yahoo
Tesla robotaxi raises safety concerns on first day of launch as autonomous vehicle struggles: 'I find it most disturbing'
The vaunted, long-awaited Tesla robotaxi finally hit streets in Austin, Texas, on Sunday — but in keeping with the electric vehicle maker's rocky year, there were distinct ups and downs. Nonetheless, the company got through the launch without any disasters and likely considers it to be an overall success. Per the Austin American-Statesman, the limited launch was on an invite-only basis. Tesla influencers were among those recruited to participate in the rollout, which involved "10 or 20 Model Y vehicles operating in a limited area." In late May, Tesla's targeted mid-June debut date remained in doubt amid reports the autonomous vehicles hadn't been tested without a human safety driver behind the wheel. Tesla CEO Elon Musk attributed launch delays to an abundance of caution. As recently as June 10, Musk tempered expectations for a tentative rollout date. "We are being super paranoid about safety, so the date could shift," he wrote on the social platform X two days before the robotaxi was planned to launch, per Bloomberg. Tesla's self-driving features have repeatedly come under scrutiny for safety-related reasons. But as a concept, and when well-executed, driverless electric taxis have the potential to reduce heat-trapping pollution at scale, improve accessibility in cities with limited public transportation options, and encourage more drivers to make their next cars EVs. The host of the YouTube channel Tesla Daily (@TeslaDaily) was one of the influencers invited to participate, and an excerpt of their full-trip video appeared on Reddit's r/SelfDrivingCars. In that snippet, a "significant" glitch occurred, according to the post, as the driverless car experienced a navigation issue at an intersection, failing to turn left and then driving on the wrong side of a double yellow line. "Ooof, that's not a good look," one commenter stated. Another user speculated that a "remote operator" intervened to steady the wayward Tesla, as Tesla has reportedly been leaning on teleoperators to supervise the driving as well, suggesting that the cars won't self-correct in the way the robotaxi in the clip did. Someone else raised a similar concern, citing the lack of reaction from the person in the passenger seat during the incident — and the fact that the robotaxis were operating within strict physical borders. "I find it most disturbing that the safety guy's surprise level is at 0%. You can tell he's seen that s*** before. Within a geofence area," they wrote. Neither commenter was alone in their suspicions about whether the robotaxis were truly autonomous. On X, a user shared a screenshot from a different influencer's video — one in which an apparent override control was visible — and opined that the self-driving feature was illusory. "Turns out the safety supervisor in each $TSLA robotaxi has his right thumb constantly on a button — so probably programmed to be an emergency stop button. Makes sense obviously, but yeah — there's smoke and mirrors," they tweeted. The Cool Down was unable to confirm if that claim about the button is true, other than to confirm the button is there, but TCD did confirm that the Tesla employee passengers are able to intervene through the touch screen in the middle. More notably, Electrek and Reuters have reported that there is "plenty of teleoperation," as Electrek put it, allowing additional employees to monitor the driverless vehicles through cameras and overtake the controls as needed. Would you trust a self-driving car to take you to work every day? For sure Maybe someday I'm not sure Never in a million years Click your choice to see results and speak your mind. Join our free newsletter for good news and useful tips, and don't miss this cool list of easy ways to help yourself while helping the planet.
